CLAIMS

What is claimed is:

1	1.	A system on a chip (SOC) integrated circuit comprising:	
2		a plurality of logic functions, the plurality of logic functions including a	
3	plurality of base functions and a plurality of peripheral functions; and		
4		at least one field programmable gate array (FPGA) cell, coupled to the plurality	
5	of peripheral	functions, wherein the FPGA cell can be configured to selectively enable the	
6	plurality of peripheral functions.		
1			
 1	2.	The SOC integrated circuit of claim 1 which includes a bus coupled to the at	
2	least one FPGA cell.		
; ;			
,1	3.	The SOC integrated circuit of claim 2 wherein the FPGA cell can be	
2	programmed	to complete connections from the bus to the peripheral functions or tie the	
3	peripheral functions to an inactive state.		
ţ			
1	4.	The SOC integrated circuit of claim 3 wherein the FPGA cell programs a	
2	register coup	oled thereto.	
1	5.	The SOC integrated circuit on a chip of claim 1 wherein a customer can	
2	configure the	e FPGA cell.	

A system on a chip (SOC) integrated circuit comprising:

6.

1

4

5

2	a plurality of logic functions, the plurality of logic functions including a		
3	plurality of base functions and a plurality of peripheral functions;		
4	a plurality of buses; and		
5	a plurality of field programmable gate array (FPGA) cells, each of the plurality		
6	of FPGA cells coupled to a portion of the peripheral functions and to one of the plurality of		
7	buses, wherein each of the plurality of FPGA cells can be configured to selectively enable a		
8	number of peripheral functions.		
1	7. The SOC integrated circuit of claim 6 wherein the plurality of buses comprises		
2	a processor local bus (PLB) and an on-chip peripheral bus (OPB)		
ուն արագրան այլ ըրու գրույ ունը արագրան արագրան արագրան արագրան արագրան արագրան արագրան արագրան արագրան արագրա	8. The SOC integrated circuit of claim 6 wherein the FPGA cell can be		
2	programmed to complete connections from the bus to the peripheral functions or tie the		
<u>.</u> 3	peripheral functions to an inactive state.		
<u>.</u> 1	9. The SOC integrated circuit of claim 8 wherein the FPGA cell programs a		
2	register coupled thereto.		
1	10. A SOC integrated circuit on a chip (SOC) integrated circuit comprising:		
2	a plurality of logic functions, the plurality of logic functions including a		
3	plurality of base functions and a plurality of peripheral functions;		

a plurality of buses, wherein the plurality of buses comprises a processor local

bus (PLB) and an on-chip peripheral bus (OPB), and

4

5

6

7

8

9

10

11

12

a plurality of field programmable gate array (FPGA) cells, each of the plurality of FPGA cells coupled to a portion of the peripheral functions and to one of the plurality of buses, wherein each of the plurality of FPGA cells can be configured to selectively enable the portion of peripheral functions, wherein the FPGA cell can be programmed to complete connections from one of the plurality of buses to the peripheral functions or tie the peripheral functions to an inactive state, and wherein the FPGA cell is programmed through a register coupled thereto.

11. The SOC integrated circuit of claim 10 wherein the plurality of base functions comprise any combination of:

a processor, a universal interrupt controller, an SDRAM controller, an on-chip controller (OCM), an SRAM, a PLB arbiter, an OPB arbiter, an OPB bridge, and a UART.

12. The SOC integrated circuit of claim 11 wherein the plurality of peripheral functions comprise any combination of:

an external bus controller (EBC), an SDRAM controller, a proprietary function, a peripheral controller, an I²C interface, and a second UART, a DMA controller, a media access layer (MAL) function, and a plurality of media access controllers (MACs).